Inference Jobs logo
Inference Jobs
  1. Home
  2. Jobs
  3. United States
  4. California
  5. San Jose
  6. SystemVerilog

SystemVerilog Jobs in San Jose, California, United States

Browse 17 SystemVerilog jobs in San Jose, California, United States on Inference Jobs.

17 jobs
2 wk. agoEtched logoET

Design Verification Engineer - Internal IP

Etched

San Jose, California, United States (On-site)$150–275K Yearly
ASIC
Design Verification
UVM
SystemVerilog
2 wk. agoEtched logoET

Design Verification Engineer - SoC

Etched

San Jose, California, United States (On-site)$150–275K Yearly
Design Verification Engineering
ASIC Verification
SystemVerilog
Python
2 wk. agoEtched logoET

RTL Intern

Etched

San Jose, California, United States (On-site)
RTL Design
ASIC Engineering
Verilog
SystemVerilog
2 wk. agoEtched logoET

DFT Intern

Etched

San Jose, California, United States (On-site)
DFT Engineering
ASIC Design
DFT
Verilog
2 wk. agoEtched logoET

DV Intern

Etched

San Jose, California, United States (On-site)
Design Verification
ASIC
SystemVerilog
UVM
2 wk. agoEtched logoET

PD Intern

Etched

San Jose, California, United States (On-site)
Physical Design
ASIC Design
Physical Design
ASIC Design
2 wk. agoEtched logoET

Applied AI Engineer, Silicon Engineering

Etched

San Jose, California, United States (On-site)$150–275K Yearly
Applied AI Engineering
AI Tooling Development
Python
LLM Agents
2 wk. agoEtched logoET

ASIC Architect

Etched

San Jose, California, United States (On-site)$200–265K Yearly
Architecture
ASIC Architecture
ASIC Design
Computer Architecture
2 wk. agoEtched logoET

DFT (Design For Test) Engineer

Etched

San Jose, California, United States (On-site)$150–275K Yearly
DFT Engineering
ASIC Design
DFT
Scan Insertion
1 hr. agoOpenAI logoOP

Hardware Tools Engineer

OpenAI

United States (Remote)$225–445K Yearly
Hardware Engineering
Software Engineering
Rust
C++
2 wk. agoOpenAI logoOP

Design Verification Engineer

OpenAI

San Francisco, California, US or Remote (Worldwide)$226–445K Yearly
Hardware Engineering
Design Verification
Design Verification
SystemVerilog
3 wk. agoTenstorrent logoTE

RISC-V CPU Microarchitecture / RTL

Tenstorrent

United States (Remote)$100–500K Yearly
CPU Engineering
Hardware Engineering
RISC-V
RTL Design
Subscribe to this search

Get email updates when new jobs match this search.