Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Midcore CPU Uarch

Midcore CPU Uarch Jobs

Explore Midcore CPU Uarch roles on Inference Jobs and apply today.

4d agoCE

CoDesign & NextGen - New College Grad

Cerebras

Sunnyvale, California, United States (On-site)$145K – $155K Yearly
Software Engineer
Hardware Engineer
C++
Python
2mo agoTE

Principal Engineer, CPU System Microarchitect

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Principal Engineer
CPU Architecture
RISC-V
Microarchitecture
1mo agoTE

Automotive and Robotics SOC Architect

Tenstorrent

North America (Remote)$100K – $500K Yearly
Automotive Architecture
SoC Architecture
SoC Design
RISC-V
3w agoCR

Senior Systems Performance Engineer

Crusoe

San Francisco, California, United States (On-site)$172.5K – $210K Yearly
Performance Engineering
Cloud Engineering
Python
C++
2mo agoNV

Senior Performance Verification Engineer

NVIDIA

Santa Clara, California, United States (On-site)$136K – $264.5K Yearly
Hardware Engineering
CPU Verification
CPU Performance Verification
Performance Correlation
1mo agoNV

Senior Verification Engineer

NVIDIA

Santa Clara, California, United States (On-site)$136K – $218.5K Yearly
Design Verification
ASIC Verification
SystemVerilog
UVM
1mo agoNV

Principal SoC Architect - Hardware

NVIDIA

Westford, Massachusetts, United States (On-site)$272K – $431.3K Yearly
Hardware Architecture
SoC Architecture
SoC Architecture
ASIC Design
4w agoNV

GPU Senior Architect

NVIDIA

Shanghai, Shanghai, China (On-site)
GPU Architecture
Hardware Engineering
C
C++
4d agoTE

Sr. Engineer, Performance Infrastructure

Tenstorrent

Austin, Texas, United States (Hybrid)
RISC V
CPU Design
RISC-V
C++
4w agoTE

Technical Program Manager, RISCV Customer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
Technical Program Management
RISC V Ops
RISC-V
SoC Architecture
1mo agoTE

Customer TPM, RISCV

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Technical Program Management
RISC V
RISC-V
SoC Architecture