Inference Jobs logo
Inference Jobs
  1. Home
  2. Jobs
  3. RISC-V Engineering

RISC-V Engineering Jobs

Browse 23 RISC-V Engineering jobs on Inference Jobs.

23 jobs
1w agoTenstorrent logoTE

RISC-V AI / HPC & Agentic Software Engineering Lead

Tenstorrent

Northern America (Remote)$100K – $500K Yearly
Software Engineering
Embedded Systems
RISC-V
C/C++
3w agoTenstorrent logoTE

Staff Engineer, Software Release and Packaging - RISC V

Tenstorrent

United States + 2 more (Remote)$100K – $500K Yearly
Release Engineering
DevOps
Linux
RISC-V
1w agoTenstorrent logoTE

RISC-V CPU Microarchitecture / RTL

Tenstorrent

United States (Remote)$100K – $500K Yearly
CPU Engineering
Hardware Engineering
RISC-V
RTL Design
1w agoTenstorrent logoTE

Director, RISC-V Software Ecosystem

Tenstorrent

United States + 1 more (Remote)$100K – $500K Yearly
RISC-V Engineering
Software Ecosystem
RISC-V
AI Workload Porting
1w agoTenstorrent logoTE

Risc-V Architect

Tenstorrent

Toronto, Ontario, Canada (Hybrid)
Computer Architecture
RISC-V
RISC-V
C++
3w agoTenstorrent logoTE

CPU Verification Fellow, RISC-V High-Performance Processor

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
CPU Verification
Design Verification
RISC-V Architecture
SystemVerilog
2w agoNVIDIA logoNV

Embedded Software Engineer - RISCV

NVIDIA

Santa Clara, California, United States (On-site)$184K – $356.5K Yearly
Embedded Software Engineering
Device Driver Development
C Programming
Embedded Systems
4d agoTenstorrent logoTE

Sr. Engineer, CPU RTL Design

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
CPU Design
RTL Design
RISC-V
RTL Design
3d agoTenstorrent logoTE

(India) System IP Design Engineer

Tenstorrent

Bengaluru, Karnataka, India (Hybrid)
RISC-V
ASIC Design
RTL Design
Verilog
1w agoTenstorrent logoTE

Director, RISC-V Software TPM & Ops

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
RISC-V
Technical Program Management
RISC-V
Technical Program Management
4d agoTenstorrent logoTE

Sr. Engineer, RTL Implementation

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
RTL Implementation
CPU Design
RTL Coding
Verilog
1w agoNVIDIA logoNV

Senior ASIC Verification Engineer

NVIDIA

Beer Sheva, Southern District, Israel (On-site)
ASIC Verification
Hardware Engineering
System Verilog
UVM
2w agoTenstorrent logoTE

Sr. Engineer, Performance Infrastructure

Tenstorrent

Austin, Texas, United States (Hybrid)
RISC-V
CPU Design
RISC-V
C++
4d agoTenstorrent logoTE

Staff Engineer, SoC RTL Engineer

Tenstorrent

Tokyo Prefecture, Japan (Hybrid)
RTL Engineering
SoC Design
Verilog
VHDL
3w agoTenstorrent logoTE

Customer TPM, RISCV

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Technical Program Management
RISC-V
RISC-V
CPU Architecture
Subscribe to this search

Get email updates when new jobs match this search.

RISC-V Engineering salary FAQs

These figures come from 4 RISC-V Engineering jobs on Inference Jobs that include salary data. The middle 50% of advertised salaries fall between $100K and $500K, with the overall range spanning $100K – $500K. All figures are converted to annual USD with outliers removed. These are base salary ranges only and don't include bonuses, equity, or benefits.