Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. DSP Techniques

DSP Techniques Jobs

Explore DSP Techniques roles on Inference Jobs and apply today.

2mo agoNV

Senior DFX Methodology Engineer

NVIDIA

Santa Clara, California, US$136K – $218.5K Yearly
DFT Engineer
ASIC Design
DFT
JTAG
3mo agoCR

Associate, Investor Relations

Crusoe

San Francisco, California, United States or Remote (California, United States + 1 more)$140K – $170K Yearly
Investor Relations
Corporate Development
Investor Relations
Equity Research
2w agoNV

Senior DFT Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
ASIC Design Engineer
DFT
RTL Implementation
3mo agoCR

Analyst, Investor Relations

Crusoe

San Francisco, California, United States or Remote (United States + 2 more)$100K – $140K Yearly
Investor Relations
Financial Analysis
Investor Relations
Financial Modeling
3mo agoOP

Camera ISP Software Engineer, Consumer Products

OpenAI

San Francisco, California, United States (Hybrid)$325K – $325K Yearly
Embedded Software Engineering
Computer Vision
ISP Tuning
3A (AE, AWB, AF)
3w agoNV

Senior DFT Design Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
ASIC Design
DFT
RTL
4w agoTE

Formal Verification Lead

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
Formal Verification
Design Verification
Formal Verification
Formal Methods
3mo agoNV

Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA

Santa Clara, California, United States (On-site)$168K – $310.5K Yearly
Physical Design Engineer
Methodology Engineer
Physical Design
Innovus
2w agoNV

Senior DFT Engineer

NVIDIA

Tel Aviv District, Israel (On-site)
DFT Engineering
ASIC Design
DFT
ATPG
3mo agoGR

DFT Engineer

Graphcore

Bristol, England, United Kingdom (On-site)
Engineering - Silicon
DFT Engineering
DFT
JTAG
3mo agoD-

Senior Staff DFT MBIST Engineer

d-Matrix

Bengaluru, Karnataka, India (Hybrid)
R&D - HW Silicon Design
DFT Engineering
DFT
MBIST
3w agoET

ASIC Timing Engineer

Etched

Cupertino, California, United States (On-site)
Hardware Engineering
ASIC Design
ASIC Timing
Static Timing Analysis (STA)
3w agoTE

Design for Test Engineer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
DFT and Test
ASIC Engineering
DFT
RTL