Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Chip-Package Co-Design

Chip-Package Co-Design Jobs

Browse 273 Chip-Package Co-Design jobs on Inference Jobs.

101-120 of 273 jobs

1wTE

Principal Engineer, CPU System Microarchitect

Tenstorrent

Austin, Texas, United States (Hybrid)$100k – $500k Yearly
CPU Architecture
Hardware Engineering
2wOP

RTL & Codesign Engineer

OpenAI

San Francisco, California, United States (Hybrid)$250k – $460k Yearly
ASIC Design
Computer Architecture
6dNV

Senior Circuit Design Engineer - Power Delivery

NVIDIA

Santa Clara, California, United States (Hybrid)$168k – $264.5k Yearly
Analog Design
Circuit Design
2wNV

ASIC Physical Design and Timing Engineer - New College Grad 2026

NVIDIA

Santa Clara, California, United States (On-site)$116k – $218.5k Yearly
ASIC Engineer
ASIC Physical Design Engineer
3wCE

Lead RTL Design Engineer

Cerebras

Sunnyvale, California, United States (Hybrid)$175k – $275k Yearly
ASIC Design
Chip Design
2wD-

Analog Design Engineer, Senior Staff

d-Matrix

Santa Clara, California, United States (Hybrid)$196k – $300k Yearly
Analog Design
Hardware Engineering
3wNV

Technical Program Manager - Secure Crypto Services

NVIDIA

Santa Clara, California, United States (On-site)$200k – $322k Yearly
Engineering Management
IT Project Management
1wNV

ASIC Design Engineer, High Speed IO

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
ASIC Design
Digital Design
3wNV

Senior System Network FW Engineer

NVIDIA

Santa Clara, California, United States (On-site)$168k – $310.5k Yearly
Data Center Engineering
Firmware Engineering
1wTE

Staff Design for Test Engineer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100k – $500k Yearly
ASIC Engineering
Design for Test
2wNV

Senior Diagnostic Software Engineer

NVIDIA

Shenzhen Shi, Guangdong, China (On-site)
Diagnostic Engineering
Driver Development
2wNV

Circuit Silicon Correlation DFT Engineer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
ASIC Design
DFT Engineering
1wTE

Staff, Design for Test Engineer (DFT)

Tenstorrent

Bengaluru, Karnataka, India (Hybrid)
ASIC Design
DFT Engineer
1wTE

Automotive and Robotics SOC Architect

Tenstorrent

North America (Remote)$100k – $500k Yearly
ASIC Design
Automotive Architecture
2wNV

Senior Patent Counsel

NVIDIA

Santa Clara, California, United States (On-site)$224k – $356.5k Yearly
Corporate Counsel
IP Counsel
3wNV

Architect - Performance Verification and Analysis

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
Computer Architecture
GPU Architecture
1wNV

Circuit Calibration Design Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)
Circuit Design
Electrical Engineering
3wNV

Senior Research Scientist, AI Accelerator Design and VLSI

NVIDIA

Santa Clara, California, United States (On-site)$192k – $356.5k Yearly
AI Hardware
Hardware Engineering
2wOP

ASIC Firmware Engineer, Modeling

OpenAI

San Francisco, California, United States (On-site)$360k – $530k Yearly
ASIC Design
Embedded Systems
1wD-

Design Validation Engineering Intern

d-Matrix

Santa Clara, California, United States (On-site)$30 – $50 Hourly
Design Validation
Hardware Engineering

Related searches

Hardware EngineeringASIC DesignElectrical EngineeringRTL DesignSemiconductor EngineeringSilicon EngineeringTest EngineeringVLSI DesignAnalog DesignCircuit Design