Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. ASIC Design Verification

ASIC Design Verification Jobs

Explore ASIC Design Verification roles on Inference Jobs and apply today.

3w agoNV

Senior DFT Engineer, ATPG

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-site)
Test Engineering
DFT Engineering
Unix Shell Scripts
Tcl
2mo agoTE

RISC-V CPU Microarchitecture / RTL

Tenstorrent

United States (Remote)$100K – $500K Yearly
CPU
Hardware Engineering
RISC-V
RTL Design
2mo agoCE

Electrical Engineer

Cerebras

Sunnyvale, California, United States (On-site)$150K – $260K Yearly
Electrical Engineering
Hardware Engineering
Printed Circuit Board Design
Schematic Design
3mo agoGR

DFT Engineer

Graphcore

Bristol, England, United Kingdom (On-site)
Engineering - Silicon
DFT Engineering
DFT
JTAG
8h agoTE

Staff Engineer, Emulation Technical Lead

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
RISC V
CPU Verification
CPU Verification
Emulation
4w agoCE

AI Silicon Circuit Simulation Engineer

Cerebras

Sunnyvale, California, United States (On-site)$200K – $275K Yearly
Circuit Design
Signal Integrity
Signal Integrity
Power Delivery
2mo agoTE

Silicon Validation Engineer

Tenstorrent

Santa Clara, California, United States (On-site)$100K – $500K Yearly
Silicon Validation
Hardware Engineering
Silicon Validation
Die-to-Die (D2D)
2mo agoNV

Senior DFX Methodology Engineer

NVIDIA

Santa Clara, California, US$136K – $218.5K Yearly
DFT Engineer
ASIC Design
DFT
JTAG
3w agoNV

Senior DFT Engineer - Hardware

NVIDIA

Bengaluru, Karnataka, India (On-site)
Hardware Engineering
DFT Engineering
DFT
DFX
1mo agoNV

Compiler Verification Engineer

NVIDIA

Pune, Maharashtra, India (On-site)
Compiler Engineering
Software Testing
PTX
CUDA
2w agoNV

Analog Mask Design Engineer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
Analog Design
Mask Design
CMOS
IC Layout
1mo agoTE

Staff Design for Test STA Engineer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
DFT Engineering
STA Engineering
Design for Test
Static Timing Analysis