Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. RTL Simulation

RTL Simulation Jobs

Explore RTL Simulation roles on Inference Jobs and apply today.

1mo agoTE

SOC Emulation Engineer - Hardware Emulation Infrastructure

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
SoC
Hardware Engineering
Python
C++
2w agoNV

Senior Chip Design Engineer, Port IP Group

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-site)
ASIC Design
Hardware Engineering
RTL Verification
Specman
2mo agoNV

Principal GPU Memory Architect

NVIDIA

Santa Clara, California, United States (On-site)$272K – $431.3K Yearly
GPU Architecture
Computer Architecture
Computer Architecture
Memory Systems
3mo agoNV

Implementation Methodology Engineer - GPU

NVIDIA

Santa Clara, California, United States (Hybrid)$136K – $264.5K Yearly
VLSI Engineering
Hardware Engineering
Synthesis
Formal Equivalence Checking
3mo agoOP

Simulation Realism Engineer

OpenAI

San Francisco, California, United States (Hybrid)$325K – $405K Yearly
Robotics
Simulation Engineering
Simulation
Robotics
2w agoNV

Senior ASIC Verification Engineer

NVIDIA

Beer Sheva, Southern District, Israel (On-site)
ASIC Verification
Hardware Engineering
ASIC Verification
SoC
2mo agoNV

DFT Verification Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)
DFT Engineering
ASIC Verification
DFT
Verification
5d agoGR

2026 Graduate Silicon Engineer

Graphcore

Cambridge, England, United Kingdom (On-site)
Graduate Engineer
Silicon Engineer
C++
Python
2mo agoNV

Principal Digital Design Engineer

NVIDIA

Santa Clara, California, United States (On-site)$232K – $368K Yearly
Digital Design Engineer
ASIC Engineer
Digital Design
RTL Design
3mo agoPL

Multiphysics Simulation Scientist

Periodic Labs

Menlo Park, California, United States (On-site)
Simulation Engineer
Computational Scientist
Multiphysics Modeling
COMSOL
3mo agoOP

Design Verification Engineer

OpenAI

San Francisco, California, United States (On-site)$310K – $380K Yearly
Hardware Engineering
Design Verification
Design Verification
SystemVerilog