Chip-Package Co-Design Jobs
Browse 282 Chip-Package Co-Design jobs on Inference Jobs.
41-60 of 282 jobs
1wTE
1wCE
3D Physical Design Engineer
Cerebras
Sunnyvale, California, United States (On-site)$150k – $270k Yearly
2wOP
ASIC Firmware Engineer, Modeling
OpenAI
San Francisco, California, United States (On-site)$360k – $530k Yearly
2wCE
2wNV
2wNV
Senior Research Scientist, AI Accelerator Design and VLSI
NVIDIA
Santa Clara, California, United States (On-site)$192k – $356.5k Yearly
2wNV
Senior Technical Program Manager – VLSI
NVIDIA
Santa Clara, California, United States (On-site)$168k – $322k Yearly
2wCE
2wOP
1wTE
Staff Engineer, SoC - DFD Design Verification
Tenstorrent
Boston, Massachusetts, United States (Hybrid)$100k – $500k Yearly
3wNV
Senior System Network FW Engineer
NVIDIA
Santa Clara, California, United States (On-site)$168k – $310.5k Yearly
1wNV
Senior Design Optimization Engineer - LPU Packaging
NVIDIA
Santa Clara, California, United States (Hybrid)$184k – $345k Yearly
2dNV
ASIC Floorplan Design Engineer - New College Grad 2026
NVIDIA
Santa Clara, California, United States (On-site)$100k – $189.8k Yearly
5dNV
Senior Reliability Engineer - LPU Packaging
NVIDIA
Santa Clara, California, United States (On-site)$168k – $310.5k Yearly