Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Cadence Allegro

Cadence Allegro Jobs

Explore Cadence Allegro roles on Inference Jobs and apply today.

3mo agoD-

Analog Design Engineer, Staff

d-Matrix

Santa Clara, California, United States (Hybrid)$155K – $250K Yearly
Analog Design
Mixed Signal Design
Analog Mixed-Signal Design
Cadence
1w agoNV

Physical Design Engineer

NVIDIA

Hsinchu, Hsinchu City, Taiwan (On-site)
Physical Design
VLSI
VLSI
Physical Design
3w agoD-

Analog Design Engineer (L4/L5)

d-Matrix

Santa Clara, California, United States (Hybrid)$155K – $250K Yearly
Analog Design
Integrated Circuit Design
Analog Mixed Signal Design
Cadence
2mo agoNV

Physical Design Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)$116K – $218.5K Yearly
Physical Design Engineering
Hardware Engineering
Physical Design
VLSI
3mo agoNV

Implementation Methodology Engineer - GPU

NVIDIA

Santa Clara, California, United States (Hybrid)$136K – $264.5K Yearly
VLSI Engineering
Hardware Engineering
Synthesis
Formal Equivalence Checking
1mo agoNV

Senior Implementation Methodology Engineer

NVIDIA

Santa Clara, California, United States (On-site)$168K – $310.5K Yearly
Physical Design
VLSI
Logic Design
Physical Design
2mo agoNV

CAD Engineer

NVIDIA

Santa Clara, California, United States (Hybrid)$116K – $218.5K Yearly
CAD Engineering
EDA Engineering
Skill
Perl
3mo agoNV

Senior ASIC Timing Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)$168K – $310.5K Yearly
ASIC Engineer
Timing Engineer
Static Timing Analysis (STA)
Physical Design
2mo agoNV

Senior Timing Methodology Engineer, Custom Circuits

NVIDIA

Santa Clara, California, United States (On-site)$168K – $310.5K Yearly
Hardware Engineering
ASIC Design
ASIC Design
Timing Analysis
3mo agoNV

Senior Physical Design Methodology Engineer, Innovus Flows

NVIDIA

Santa Clara, California, United States (On-site)$168K – $310.5K Yearly
Physical Design Engineer
Methodology Engineer
Physical Design
Innovus
3w agoET

Front-End Power Engineer

Etched

Cupertino, California, United States (On-site)
Hardware
ASIC Design
RTL Design
Verilog
2mo agoNV

Senior Memory Mask Designer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
VLSI Design
Physical Design
IC Layout
CMOS