Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Semiconductor AI

Semiconductor AI Jobs

Explore Semiconductor AI roles on Inference Jobs and apply today.

3mo agoTE

Engineer, PCIe Validation

Tenstorrent

Vancouver, British Columbia, Canada (Hybrid)
Hardware Engineering
Validation Engineering
PCIe
Firmware
2mo agoNV

Principal Hardware Functional Safety Expert

NVIDIA

Santa Clara, California, United States (Hybrid)$272K – $431.3K Yearly
Functional Safety Engineering
Hardware Engineering
Functional Safety
ISO 26262
2w agoNV

Senior Chip Design Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
ASIC Design
Hardware Engineering
ASIC Design
Pre-Silicon Design
3w agoET

IC Package Engineer

Etched

Cupertino, California, United States (On-site)
Hardware Engineering
Semiconductor Engineering
CoWoS
Substrate Layout
3w agoET

Head of Legal

Etched

Cupertino, California, United States (On-site)
Legal
Corporate Law
Commercial Agreements
Corporate Governance
2mo agoCE

Performance Reliability Engineer

Cerebras

Sunnyvale, California, United States (On-site)
Performance Engineering
Reliability Engineering
Python
C/C++
4d agoTE

Sr. Engineer, Performance Infrastructure

Tenstorrent

Austin, Texas, United States (Hybrid)
RISC V
CPU Design
RISC-V
C++
4w agoTE

Power Architect

Tenstorrent

Toronto, Ontario, Canada (Hybrid)
Power Architecture
Hardware Engineering
PowerArtist
PtPX
1mo agoTE

Startup GTM

Tenstorrent

New York, United States + 2 more (Remote)$100K – $500K Yearly
Sales
GTM Strategy
GTM Strategy
B2B Sales
2w agoNV

Logic Design Engineer, CPU Core

NVIDIA

Yokne'am, Northern District, Israel (On-site)
ASIC Design
Logic Design
Logic Design
Microarchitecture
3w agoTE

DevRel Engineer - Marketing

Tenstorrent

Santa Clara, California, US or Remote (United States + 1 more)$100K – $500K Yearly
Developer Relations
DevRel
RISC-V
Git
4d agoTE

Staff Design Verification Engineer, AI HW

Tenstorrent

Toronto, Ontario, Canada (Hybrid)$100K – $500K Yearly
Design Verification
Hardware Engineering
SystemVerilog
Python