Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Synopsys PT

Synopsys PT Jobs

Explore Synopsys PT roles on Inference Jobs and apply today.

2mo agoNV

Physical Design Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)$116K – $218.5K Yearly
Physical Design Engineering
Hardware Engineering
Physical Design
VLSI
2mo agoNV

Principal GPU Memory Architect

NVIDIA

Santa Clara, California, United States (On-site)$272K – $431.3K Yearly
GPU Architecture
Computer Architecture
Computer Architecture
Memory Systems
1w agoNV

Physical Design Engineer

NVIDIA

Hsinchu, Hsinchu City, Taiwan (On-site)
Physical Design
VLSI
VLSI
Physical Design
3w agoD-

Analog Design Engineer (L4/L5)

d-Matrix

Santa Clara, California, United States (Hybrid)$155K – $250K Yearly
Analog Design
Integrated Circuit Design
Analog Mixed Signal Design
Cadence
3mo agoD-

Analog Design Engineer, Staff

d-Matrix

Santa Clara, California, United States (Hybrid)$155K – $250K Yearly
Analog Design
Mixed Signal Design
Analog Mixed-Signal Design
Cadence
2w agoNV

DFT Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
Hardware Engineering
DFT
ATPG
1mo agoNV

Senior Implementation Methodology Engineer

NVIDIA

Santa Clara, California, United States (On-site)$168K – $310.5K Yearly
Physical Design
VLSI
Logic Design
Physical Design
3mo agoGR

DFT Engineer

Graphcore

Bristol, England, United Kingdom (On-site)
Engineering - Silicon
DFT Engineering
DFT
JTAG
3mo agoTE

Chiplet Physical Design Engineer

Tenstorrent

東京都, Tokyo Prefecture, Japan (Hybrid)
Physical Design
VLSI
Physical Design
Synthesis
4w agoTE

Staff, Design for Test Engineer (DFT)

Tenstorrent

Bengaluru, Karnataka, India (Hybrid)
DFT Engineer
ASIC Design
DFT
ATPG
3mo agoNV

Implementation Methodology Engineer - GPU

NVIDIA

Santa Clara, California, United States (Hybrid)$136K – $264.5K Yearly
VLSI Engineering
Hardware Engineering
Synthesis
Formal Equivalence Checking
3mo agoNV

Senior ASIC Timing Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)$168K – $310.5K Yearly
ASIC Engineer
Timing Engineer
Static Timing Analysis (STA)
Physical Design
1mo agoTE

SOC Emulation Engineer - Hardware Emulation Infrastructure

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
SoC
Hardware Engineering
Python
C++