Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Memory Hierarchy

Memory Hierarchy Jobs

Browse 12 Memory Hierarchy jobs on Inference Jobs.

12 jobs

5dTE

CPU Architect, Load-Store

Tenstorrent

United States (Remote)$100k – $500k Yearly
CPU Architecture
Hardware Engineering
4dNV

Memory Mask Design Engineer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
Hardware Engineering
IC Layout
4dNV

Senior Memory Mask Designer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
IC Layout
Memory Design
3wNV

Memory Silicon Validation Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)
Electrical Engineering
Hardware Engineering
2wNV

System Products Memory Solutions Engineer

NVIDIA

Santa Clara, California, United States (On-site)$108k – $212.8k Yearly
Electrical Engineering
Hardware Engineering
5dTE

Memory Architect

Tenstorrent

North America + 1 more (Remote)$100k – $500k Yearly
Chip Architecture
Hardware Architecture
5dNV

Senior GPU Memory Subsystem Architect

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
ASIC Design
GPU Architecture
4hNV

Principal GPU Memory Architect

NVIDIA

Santa Clara, California, United States (On-site)$272k – $431.3k Yearly
Computer Architecture
GPU Architecture
4dNV

Power and Performance Engineer - System Memory

NVIDIA

Santa Clara, California, United States (Hybrid)$168k – $310.5k Yearly
Electrical Engineering
Hardware Engineering
5dNV

Senior Firmware Engineer - Memory Subsystem

NVIDIA

Santa Clara, California, United States (Hybrid)$184k – $356.5k Yearly
Electrical Engineering
Embedded Systems
3wNV

Senior SE-MEM Engineer

NVIDIA

Santa Clara, California, United States (On-site)$140k – $270.3k Yearly
Hardware Engineering
Memory Engineering
4wD-

Machine Learning Intern - Dynamic KV-Cache Modeling for Efficient LLM Inference

d-Matrix

Campbell, California, United States or Remote (California, United States)$30 – $59 Hourly
AI Research
Data Science

Related searches

Hardware EngineeringElectrical EngineeringSemiconductor EngineeringMemory DesignGPU ArchitectureHardware ArchitectureIC LayoutMemory ArchitectureSilicon ValidationSystems Engineering