1. Home
  2. Jobs
  3. FPGA Verification

FPGA Verification jobs

Explore FPGA Verification roles on Inference Jobs and apply today.

101-120 of 163 jobs

NV2w

Architect - Performance Verification and Analysis

NVIDIA

Bengaluru, Karnataka, India (Hybrid)

NV2d

Senior Firmware SerDes Verification Engineer

NVIDIA

Yokneam Ilit, Northern District, Israel (On-site)

TE5d

Staff Engineer, Platform - Infrastructure

Tenstorrent

Austin, Texas, United States (Hybrid)

$100k – $500k Yearly

GR5d

Silicon Physical Design Engineer

Graphcore

Bristol, England, United Kingdom (Hybrid)

NV2w

Senior DFX Methodology Engineer

NVIDIA

Santa Clara, California, United States (Hybrid)

$136k – $218.5k Yearly

NV2w

Chiplet Physical Design Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)

$168k – $310.5k Yearly

NV3w

Memory Silicon Validation Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)

NV2d

Senior Software Engineer - Deep Learning Compiler Verification and Infrastructure

NVIDIA

Santa Clara, California, United States (On-site)

$140k – $224.3k Yearly

TE3w

Staff Engineer, ASIC Design Methodology

Tenstorrent

Boston, Massachusetts, United States (Hybrid)

$100k – $500k Yearly

NV2w

Circuit Silicon Correlation DFT Engineer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)

TE1w

Staff/Sr. Staff Engineer, Diagnostic Development

Tenstorrent

Toronto, Ontario, Canada (Hybrid)

$100k – $500k Yearly

NV3w

Low Power ASIC Engineer - New College Grad 2026

NVIDIA

Santa Clara, California, United States (On-site)

$100k – $189.8k Yearly

NV2w

Senior HSIO Validation Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)

NV4w

Physical Design Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)

$116k – $218.5k Yearly

CE2w

Lead RTL Design Engineer

Cerebras

Sunnyvale, California, United States (Hybrid)

$175k – $275k Yearly

NV5d

Distinguished Resiliency and Safety Architect, GPU Diagnostics

NVIDIA

Santa Clara, California, United States (On-site)

$320k – $488.8k Yearly

NV2w

ASIC Physical Design CAD, Timing Constraint and Analysis

NVIDIA

Shanghai, Shanghai, China (On-site)

TE3w

RISC-V CPU Microarchitecture / RTL

Tenstorrent

United States (Remote)

$100k – $500k Yearly

TE6d

SoC - Chiplet Design Lead

Tenstorrent

Toronto, Ontario, Canada (Hybrid)

$100k – $500k Yearly

NV3w

DFT ATPG Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)