Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Design Rule Check

Design Rule Check Jobs

Browse 165 Design Rule Check jobs on Inference Jobs.

101-120 of 165 jobs
4w agoNV

Manager, Mechanical Engineering

NVIDIA

Yokneam Ilit, Northern District, Israel (On-site)
Engineering Management
Hardware Engineering
3w agoNV

Senior STA Engineer, Sub-Chip

NVIDIA

Yokne'am, Northern District, Israel (On-site)
ASIC Design
Hardware Engineering
4d agoNV

Senior AI Formal Verification Engineer

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-site)
AI Engineering
Electronic Design Automation
4w agoNV

Senior Circuit Design Engineer - Power Delivery

NVIDIA

Santa Clara, California, United States (Hybrid)$168k – $264.5k Yearly
Analog Design
Circuit Design
5d agoZU

Principal Product Designer

Zuma

San Francisco, California, United States (On-site)
Design Leadership
Product Design
2w agoNV

Formal Verification Engineer

NVIDIA

Yokne'am, Northern District, Israel (Hybrid)
ASIC Verification
Design Verification
3d agoOP

Rack Product Engineer, AI Rack Infrastructure - Stargate

OpenAI

San Francisco, California, United States (On-site)$205k – $335k Yearly
Datacenter Engineer
Hardware Engineering
7h agoNV

Senior DFT Design Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
ASIC Design
DFT Engineering
5d agoTE

Sr. RTL Design Engineer - Tensix

Tenstorrent

Austin, Texas, United States (Hybrid)$100k – $500k Yearly
Hardware Engineering
Microarchitecture
4w agoNV

Circuit Design Engineer

NVIDIA

Shanghai, Shanghai, China (On-site)
ASIC Design
Circuit Design
4w agoNV

Senior Memory Mask Designer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
IC Layout
Memory Design
4w agoTE

Staff Analog Design Engineer

Tenstorrent

United States (Remote)$100k – $500k Yearly
Analog Design
Hardware Engineering
7d agoNV

Senior System Hardware Engineer

NVIDIA

Yokneam Ilit, Northern District, Israel (On-site)
Electrical Engineering
FPGA Engineering
2w agoGR

Hardware Validation Manager

Graphcore

Austin, Texas, United States (On-site)
Electrical Engineering
Hardware Engineering
3w agoTE

Static Timing Analysis (STA) Methodology Engineer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100k – $500k Yearly
ASIC Design
Design Methodology
2w agoHE

Junior Designer – Field Marketing

Heidi

Toronto, Ontario, Canada (Hybrid)
Brand Design
Field Marketing
3w agoNV

Senior Signal and Power Integrity Engineer

NVIDIA

Shenzhen Shi, Guangdong, China (On-site)
Electrical Engineering
Hardware Design
2w agoGR

Principal Hardware Design Engineer

Graphcore

Austin, Texas, United States (On-site)
Electrical Engineering
Hardware Engineering
4w agoNV

DFT Verification Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)
ASIC Verification
Design Verification