Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Design-for-Test (DFT)

Design-for-Test (DFT) Jobs

Explore Design-for-Test (DFT) roles on Inference Jobs and apply today.

3w agoNV

Senior DFT Engineer, ATPG

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (On-site)
Test Engineering
DFT Engineering
Unix Shell Scripts
Tcl
2w agoNV

Senior DFT Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
ASIC Design Engineer
DFT
RTL Implementation
3w agoNV

Senior DFT Design Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
ASIC Design
DFT
RTL
3d agoTE

Staff Engineer, SoC - DFD Design Verification

Tenstorrent

Boston, Massachusetts, United States (Hybrid)$100K – $500K Yearly
Design Verification
SoC
UVM
DFT
2mo agoNV

Senior DFX Methodology Engineer

NVIDIA

Santa Clara, California, US$136K – $218.5K Yearly
DFT Engineer
ASIC Design
DFT
JTAG
3mo agoNV

Senior ASIC Timing Engineer

NVIDIA

Westford, Massachusetts, United States (On-site)$168K – $310.5K Yearly
ASIC Engineer
Timing Engineer
Static Timing Analysis (STA)
Physical Design
2mo agoNV

DFT Verification Engineer

NVIDIA

臺北市, Taipei, Taiwan (On-site)
DFT Engineering
ASIC Verification
DFT
Verification
3mo agoD-

Senior Staff DFT MBIST Engineer

d-Matrix

Bengaluru, Karnataka, India (Hybrid)
R&D - HW Silicon Design
DFT Engineering
DFT
MBIST
2mo agoNV

Senior DFT ATPG Engineer

NVIDIA

Yokne'am, Northern District, Israel (On-site)
DFT Engineering
ATPG Engineering
DFT
ATPG
5d agoGR

2026 Graduate Silicon Engineer

Graphcore

Bristol, England, United Kingdom (On-site)
Graduate Hardware Engineer
Silicon Engineer
C++
Python
2mo agoCE

Design Verification Engineer- Tile

Cerebras

United States (Remote)$120K – $240K Yearly
Design Verification
Hardware Engineering
SystemVerilog
UVM
1w agoNV

Physical Design Engineer

NVIDIA

Hsinchu, Hsinchu City, Taiwan (On-site)
Physical Design
VLSI
VLSI
Physical Design
2mo agoNV

ASIC Design Engineer, Clocks

NVIDIA

Shanghai, Shanghai, China (On-site)
ASIC Design
VLSI Design
ASIC Design
Verilog
2mo agoCE

Lead RTL Design Engineer

Cerebras

Sunnyvale, California, US$175K – $275K Yearly
ASIC Design
RTL Design
RTL Design
ASIC
3mo agoGR

DFT Engineer

Graphcore

Bristol, England, United Kingdom (On-site)
Engineering - Silicon
DFT Engineering
DFT
JTAG