Inference Jobs logo
Inference Jobs
  1. Home
  2. Jobs
  3. ASIC/SoC Physical Design Flow

ASIC/SoC Physical Design Flow Jobs

Browse 61 ASIC/SoC Physical Design Flow jobs on Inference Jobs.

61 jobs
9h agoCerebras logoCE

Physical Design Engineer

Cerebras

Sunnyvale, California, United States (On-site)$230K – $280K Yearly
Physical Design
ASIC Physical Design
Physical Design
physical-verification-methodology
4w agoCerebras logoCE

3D Physical Design Engineer

Cerebras

Sunnyvale, California, United States (On-site)$150K – $270K Yearly
Physical Design
ASIC Design
ASIC Physical Design
SoC Physical Design
2w agoTenstorrent logoTE

Physical Design Engineer

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Physical Design Engineer
ASIC Design
Physical Design
ASIC Design
2w agoTenstorrent logoTE

Physical Design Flow Engineer

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
Physical Design Engineering
CAD Engineering
Physical Design
cad-methodology-development
4w agoEtched logoET

Physical Design Engineer

Etched

Cupertino, California, United States (On-site)
Hardware
Physical Design
Physical Design
ASIC
2w agoOpenAI logoOP

Physical Design Engineer

OpenAI

San Francisco, California, United States (On-site)$266K – $445K Yearly
Hardware
Physical Design
Physical Design
Silicon Implementation
4w agoNVIDIA logoNV

Senior VLSI Integration Engineer

NVIDIA

Tel Aviv-Yafo, Tel Aviv District, Israel (Hybrid)
VLSI
ASIC Engineering
VLSI
ASIC
4w agoTenstorrent logoTE

Senior Physical Design Engineer

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Physical Design
ASIC Engineering
Physical Design
ASIC Design
4w agoTenstorrent logoTE

SoC Physical Design Verification Engineer

Tenstorrent

Austin, Texas, United States (Hybrid)$100K – $500K Yearly
Physical Design
Physical Design Verification
SoC Physical Verification
DRC
3w agoTenstorrent logoTE

Staff Engineer, SoC RTL Engineer

Tenstorrent

Tokyo Prefecture, Japan (Hybrid)
Architecture
RTL Engineering
Verilog
VHDL
4w agoEtched logoET

ASIC Timing Engineer

Etched

Cupertino, California, United States (On-site)
Hardware Engineering
ASIC Design
ASIC Timing
Static Timing Analysis (STA)
Subscribe to this search

Get email updates when new jobs match this search.