Inference Jobs logo

Inference Jobs

  1. Home
  2. Jobs
  3. Digital VLSI Circuits

Digital VLSI Circuits Jobs

Explore Digital VLSI Circuits roles on Inference Jobs and apply today.

2mo agoNV

Memory Mask Design Engineer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
Memory Design
Mask Design
IC Layout
CMOS
2w agoNV

NVIDIA 2026 Internships: Hardware Physical Design / VLSI - US

NVIDIA

Santa Clara, California, United States (On-site)$20 – $71 Hourly
Physical Design
VLSI
VLSI
Physical Design
2mo agoNV

Senior Circuit Design Engineer

NVIDIA

Santa Clara, California, United States (Hybrid)$168K – $264.5K Yearly
Circuit Design
Hardware Engineering
Circuit Design
Spice Simulations
2mo agoNV

Senior PDK Engineer

NVIDIA

Santa Clara, California, United States (Hybrid)$168K – $310.5K Yearly
Semiconductor Engineering
Electrical Engineering
PDK
VLSI Design
2mo agoNV

Senior Technical Program Manager – VLSI

NVIDIA

Santa Clara, California, United States (On-site)$168K – $322K Yearly
Technical Program Manager
Engineering Program Manager
VLSI
Semiconductor Design
4w agoTE

Formal Verification Lead

Tenstorrent

Santa Clara, California, United States (Hybrid)$100K – $500K Yearly
Formal Verification
Design Verification
Formal Verification
Formal Methods
2w agoNV

NVIDIA 2026 Internships: PhD Hardware Research - US

NVIDIA

Santa Clara, California, United States (Hybrid)$30 – $94 Hourly
Hardware Engineering
ASIC Design
Circuit Design
VLSI Design
2mo agoNV

Senior Memory Mask Designer

NVIDIA

Bengaluru, Karnataka, India (Hybrid)
VLSI Design
Physical Design
IC Layout
CMOS
2w agoNV

NVIDIA 2026 Internships: Hardware ASIC Design - US 

NVIDIA

Santa Clara, California, United States (On-site)$20 – $71 Hourly
Hardware Engineering
ASIC Design
SystemVerilog
Verilog
3w agoET

RTL Design Engineer

Etched

Cupertino, California, United States (On-site)
Hardware Engineering
ASIC Design
RTL Design
RTL Development
2mo agoNV

ASIC Design Engineer, Clocks

NVIDIA

Shanghai, Shanghai, China (On-site)
ASIC Design
VLSI Design
ASIC Design
Verilog